Skip to content
View Parzival129's full-sized avatar
💭
building
💭
building

Block or report Parzival129

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Parzival129/README.md

Russell Tabata

  • Passionate about low level computing and digital design.
  • Focusing on the metal—CPU design, embedded systems, and digital logic.

The Stack

Verilog Python 3 C C++ Dart Swift

Github Stats

Pinned Loading

  1. Hack-16-CPU-Verilog Hack-16-CPU-Verilog Public

    Modular 16-bit RISC processor (Hack ISA) implemented in Verilog HDL, featuring single-cycle execution and Harvard architecture.

    Verilog

  2. UTOSS/risc-v UTOSS/risc-v Public

    UTOSS' starter multicycle RISC-V core.

    SystemVerilog 6 10

  3. nue-kernel nue-kernel Public

    Homebrew x86 kernel built in C, featuring a custom libc and targeting process management, file system support, and a shell interface.

    C 1

  4. ViSTA ViSTA Public

    ViSTA: Vibro-sensory Travel Aid Headset. A headset that uses tactile feedback and monocular depth estimation to assist the blind with street navigation.

    Swift