Skip to content
View SpaciousCoder78's full-sized avatar
61 followers · 97 following

Achievements

Achievement: QuickdrawAchievement: Pull Sharkx2Achievement: Galaxy BrainAchievement: Starstruck

Achievements

Achievement: QuickdrawAchievement: Pull Sharkx2Achievement: Galaxy BrainAchievement: Starstruck

Organizations

@BaaxCli

Block or report SpaciousCoder78

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
SpaciousCoder78/README.md

💫 About Me:

I'm an Undergraduate Researcher and a Debian Maintainer who mostly works on Python related Debian packages.

My Research Areas at the moment are: Computer Networks, Open Source Software

Contact

The only way to contact me now is via E-Mail. To prioritise deep work, I'm no longer active on any social media platforms or messaging apps. You can expect a reply within 1-2 days.

Email: spaciouscoder78@disroot.org

💻 Tech Stack:

CJava Python Git GitHub

📊 GitHub Stats:



🏆 GitHub Trophies

🔝 Top Contributed Repo

Pinned Loading

  1. covers covers Public

    A Package/Library Manager for C (Read-Only Mirror)

    C

  2. QuickOverflow QuickOverflow Public

    A CLI Tool to auto-detect code errors and open StackOverflow Solutions from your terminal

    C 5 2

  3. ghz-sh ghz-sh Public

    A Free and Open Source Shell for Operating Systems

    C 3 1

  4. bcd-to-decimal bcd-to-decimal Public

    A BCD to Decimal Code Converter Simulation in Verilog

    Verilog

  5. bcd-to-7-segment bcd-to-7-segment Public

    A Verilog Simulation of BCD to 7 Segment

    Verilog

  6. arithmetic-logical-unit arithmetic-logical-unit Public

    A Verilog Simulation of Arithmetic and Logical Unit

    Verilog